## IEEE EDS DL Talk

# Roadmap for 22nm Logic CMOS and Beyond

January 21, 2009

@IIT-Bombay

Hiroshi Iwai

Tokyo Institute of Technology

# 2008 IEDM Short Course, Sunday, December 14, 2008 "22 nm CMOS Technology"

#### Introduction

Kristin De Meyer, IMEC

- 1. Technology Scaling and Roadmap
  Hiroshi Iwai, Tokyo Institute of Technology
- 2. **22nm Device Architecture and Performance Elements**Kelin Kuhn, Intel Corporation
- 3. Lithography for the 22nm Technology Node Kurt Ronse, Geert Vandenberghe, IMEC
- 4. **BEOL Technology for the 22nm Technology Node** Jeffrey Gambino, IBM
- 5. Device/Circuit Interactions at the 22nm Technology Node


Kaushik Roy, Purdue University

# **Outline**

- 1. Scaling
- 2. ITRS Roadmap
- 3. Voltage Scaling/ Low Power and Leakage
- 4. SRAM Cell Scaling
- 5.Roadmap for further future as a personal view

# 1. Scaling

# Scaling Method: by R. Dennard in 1974



# Downscaling merit: Beautiful!

| Geometry & Supply voltage              | $L_{g}, W_{g} \ T_{ox,} \ V_{dd}$ | K            | Scaling K: K=0.7 for example  |
|--|-----------------------------------|--------------|---|
| Drive current in saturation            | I <sub>d</sub>                    | K            | $I_{d} = v_{sat}W_{g}C_{o}(V_{g}-V_{th}) \qquad C_{o}: gate C per unit area$ $\longrightarrow W_{g}(t_{ox}^{-1})(V_{g}-V_{th}) = W_{g}t_{ox}^{-1}(V_{g}-V_{th}) = KK^{-1}K=K$ |
| I <sub>d</sub> per unit W <sub>g</sub> | I <sub>d</sub> /μm                | 1            | $I_d$ per unit $W_g = I_d / W_g = 1$  |
| Gate capacitance                       | C <sub>g</sub>                    | K            | $C_g = \varepsilon_o \varepsilon_{ox} L_g W_g / t_{ox} \rightarrow KK / K = K$  |
| Switching speed                        | τ                                 | K            | $\tau = C_g V_{dd} / I_d \longrightarrow KK / K = K$  |
| Clock frequency                        | f                                 | 1/K          | $f = 1/\tau = 1/K$  |
| Chip area                              | A <sub>chip</sub>                 | α            | $\alpha$ : Scaling factor $\longrightarrow$ In the past, $\alpha$ >1 for most cases   |
| Integration (# of Tr)                  | N                                 | $\alpha/K^2$ | N $\rightarrow \alpha/K^2 = 1/K^2$ , when $\alpha=1$  |
| Power per chip                         | Р                                 | α            | fNCV <sup>2</sup> /2 $\rightarrow$ K <sup>-1</sup> (αK <sup>-2</sup> )K (K <sup>1</sup> ) <sup>2</sup> = α= 1, when α=1   |

| $k = 0.7^2 = 0.5 \text{ and } \alpha = 1$        |
|--|
|  |
| Vdd → 0.5  |
| Lg → 0.5   |
| ld → 0.5   |
| Cg → 0.5   |
| P (Power)/Clock                                  |
| $\rightarrow 0.5^3 = 0.125$                      |
| $\tau$ (Switching time) $\rightarrow$ 0.5        |
|  |
| N (# of Tr) $\rightarrow$ 1/0.5 <sup>2</sup> = 4 |
| f (Clock) $\rightarrow$ 1/0.5 = 2                |
| P (Power) → 1                                    |
|  |

- The concerns for limits of down-scaling have been announced for every generation.
- However, down-scaling of CMOS is still the
   'royal road'\* for high performance and low power.
- Effort for the down-scaling has to be continued by all means.


```
*Euclid of Alexandria (325BC?-265BC?)
```

'There is no royal road to Geometry'

Mencius (Meng-zi), China (372BC?-289BC?)

孟子: 王道, 覇道 (Rule of right or virtue vs. Rule of military)

# Actual past downscaling trend until year 2000



Vd scaling insufficient,  $\alpha$  increased  $\rightarrow$  N, Id, f, P increased significantly

- Now, power and/or heat generation are the limiting factors of the down-scaling
- Supply voltage reduction is becoming difficult, because Vth cannot be decreased any more, as described later.
- Growth rate in clock frequency and chip area becomes smaller.

# 2. ITRS Roadmap (for 22 nm CMOS logic)

# ITRS Roadmap does change every year!

```
2007 Edition2003 Edition2006 Update2002 Update2005 Edition2001 Edition2004 Update2000 Update
```

http://www.itrs.net/reports.html

The current latest version: ITRS 2007 Edition

ITRS 2008 Update will be published on the web at the end of Dec 2008 or Jan. 2009

However, discussions for ITRS 2008 Update were open at the '2008 ITRS Summer Public Conference on 16 July 2008' held in SF, US

http://www.itrs.net/Links/2008Summer/Presentations.html

The material in this SC is based on 2008 ITRS Summer Public Conference and ITRS 2007 Edition

2008 ITRS Winter Public Conference, was held on Dec.9. in Seoul. http://www.itrs.net/

The Winter Public Conference data could not be feed-back to this SC material because of print schedule for SC.

#### **'XX nm CMOS Technology**

Commercial Logic CMOS products

#### ITRS (Likely in 2008 Update)

for High Performance Logic

| Technology name | Starting<br>Year |          | Year | Half Pitch<br>(1 <sup>st</sup> Metal) | Physical<br>Gate Length |
|-----------------|------------------|----------|------|---------------------------------------|-------------------------|
| 45 nm           | 2007             | <b>─</b> | 2007 | 68 nm                                 | 32 nm                   |
|                 | _00.             |          | 2008 | 59 nm                                 | 29 nm                   |
| 32 nm           | 2009?            | <b>─</b> | 2009 | 52 nm                                 | 27 nm                   |
|                 |                  |          | 2010 | 45 nm                                 | 24 nm                   |
| 22 nm           | 2011?~           | <b>←</b> | 2011 | 40 nm                                 | 22 nm                   |
|                 | 2012?            |          | 2012 | 36 nm                                 | 20 nm                   |
| 16 nm           | 2013?~           |          | 2013 | 32 nm                                 | 18 nm                   |
|                 | 2014?            | <b>←</b> | 2014 | 29 nm                                 | 16 nm                   |

Source: 2008 ITRS Summer Public Conf.

## 'XX nm' CMOS Logic Technology:

- In general, there is no common corresponding parameter with 'XX nm' in ITRS table, which stands for 'XX nm' CMOS.

- 'XX nm' does not correspond to the 'Half Pitch' nor 'Physical Gate Length' of ITRS.
- -'XX nm' is now just a commercial name for CMOS Logic generation of size and its technology.
  - Actual parameter values and starting years for commercial products are somewhat different from the above ITRS table, depending on semiconductor companies.
- In 22 and 16 nm technologies, physical gate lengths of high-performance logic device may be close to XX nm.


#### $8\mu m \rightarrow 6\mu m \rightarrow 4\mu m \rightarrow 3\mu m \rightarrow 2\mu m \rightarrow 1.2\mu m \rightarrow 0.8\mu m \rightarrow 0.5\mu m$

- Originally, 'XX' means lithography resolution.
- Thus, 'XX' was the gate length, and half pitch of lines
- 'XX' had shrunk 0.7 in 3 years in average (0.5 in 6 years) those days.
- 'XX' value deviated among companies: example:1.5μm, 1.2μm, 1μm


#### $\rightarrow$ 350nm $\rightarrow$ 250nm $\rightarrow$ 180nm $\rightarrow$ 130nm $\rightarrow$ 90nm $\rightarrow$ 65nm $\rightarrow$ 45nm

- -'XX' values were established by NTRS\* and ITRS with the term of 'Technology Node\*\*' and 'Cycle\*\*\*' using typical 'half pitch value'.
  - \*NTRS: National Tech. Roadmap, \*\*Term 'Technology Node' is not used now.
  - \*\*\*Cycle: Period or year for which the half pitch becomes X0.71.
- The gate length of logic CMOS became smaller with one or two generations from the half pitch, and 'XX' names ahead of generations have been used for logic CMOS.
  - Memory still keeps the half pitch as the value of 'XX'
- $\rightarrow$  32nm  $\rightarrow$  22nm  $\rightarrow$  16nm  $\rightarrow$  11nm  $\rightarrow$  8nm??  $\rightarrow$  5.5nm ??

Gate length of Logic CMOS became significantly smaller than lithography resolution or half-pitch using special technique such as resist aching (or trimming) method since 350 nm CMOS.




17




Some Problem: Number of most advanced logic CMOS companies is decreasing in generations.

#### **Definition of the Half Pitch**

#### Logic 1<sup>st</sup> Metal Half Pitch




### Flash Poly Gate Half Pitch



Source: 2008 ITRS Summer Public Conf.


# For example, Typical Half Pitches at ITRS 2007



#### Physical gate length in past ITRS was too aggressive.


The dissociation from commercial product prediction will be adjusted.

#### Physical gate length of High-Performance logic will shift by 3-5 yrs.




## L of HP and LOP will shift, but LSTP will not.


HP (High Performance) Logic shifts by 3 – 5 years



LSTP (Low Standby Power) Logic



LOP (Low Operation Power) Logic shifts by 1 – 3 years



Source: 2008 ITRS Summer Public Conf.

# EOT and Xj shift backward, corresponding to Lg shift

EOT:  $0.55 \text{ nm} \rightarrow 0.88 \text{ nm}$ , Xj:  $8 \text{ nm} \rightarrow 11 \text{ nm}$  @ 22nm CMOS


Likely in 2008 Update Correspond to 22nm Source: 2008/ ITRS Summer Public Conf.

| Year of Production                          | 2007 | 2008  | 2009  | 2010  | 2011  | 2012 | 2013 | 2014  | 2015  | 2016 | 2017  | 2018  | 2019  | 2020  | 2021  | 2022  |
|---|------|-------|-------|-------|-------|------|------|-------|-------|------|-------|-------|-------|-------|-------|-------|
| 2007 MPU/ASIC Lg (nr.)                      | 25   | 23    | 20    | 18    | 16    | 14   | 13   | 11    | 10    | 9    | 8     | 7     | 6.3   | 5.6   | 5     | 4.5   |
| 2008 MPU/ASIC Lg (nm)                       | 32   | 29    | 27    | 24    | 22 >  | 20   | 18   | 17    | 15    | 14.0 | 12.8  | 11.7  | 10.7  | 9.7   | 8.9   | 8.1   |
| Shift/Interpolate Formua                    | 2005 | intrp | intrp | intrp | intrp | 2009 | 2010 | intrp | intrp | 2012 | intrp | intrp | intrp | intrp | intrp | intrp |
|   |      |       |       |       |       |      |      |       |       |      |       |       |       |       |       |       |
| EOT w/3E20 poly, bulk<br>MPU (nm)           | 1.2  | 0.71  | 0.54  | 0.41  |       |      |      |       |       |      |       |       |       |       |       |       |
| EOT w/ <u>3E20 poly</u> , bulk<br>MPU (nm)  | 1.3  | 1.2   | 1.2   | 1     |       | 0.54 |      |       |       |      | Lik   | ely   | in 20 | 800   | Upd   | ate   |
|   |      |       |       |       |       |      |      |       |       |      |       |       |       |       |       |       |
| EOT w/metal gate, bulk<br>MPU (nm)          |      | 0.9   | 0.75  | 0.65  | 0.55  | 0.50 |      |       |       |      |       |       |       |       |       |       |
| EOT w/ <u>metal gate</u> , bulk<br>MPU (nm) | 1    |       | 1.0   | 0.95  | 0.88  | 0.75 |      | 0.60  | 0.53  | 0.5  | Lik   | ely   | in 20 | 800   | Upd   | ate   |
|   |      |       |       |       |       |      |      |       |       |      |       |       |       |       |       |       |
| Drain Ext. X <sub>j</sub> bulk MPU (nm)     | 12.5 | 11    | 10    | 9     | 8     | 7    |      |       |       |      |       |       |       |       |       |       |
| Drain Ext. X <sub>j</sub> bulk MPU (nm)     | 11   | 11    | 11    | 11    | 11    |      | 9    | 8.5   | 7.7   | 7    | Lik   | ely   | in 20 | 800   | Upd   | ate   |


non-steady trend corrected

filled in for metal gate EOT for 2009/10 based on latest conference presentations

#### Clock frequency does not increase aggressively anymore.



Year (Chip or System Shipment)




Source: 2007 ITRS Winter Public Conf.

# Clock frequency Change in the past ITRS

~ 21% CAGR


(Max on chip frequency or 'Core clock'), 100 Ш Design Max On-Chip Clock Frequency Design Max. Including 2005 ITRS and Final (Aug'07) 2 Freq. 2001 100.0 ITRS 2005/06 "Gap" Delayed ITRS by 3 years "WAS" Gamers in 2005 ITRS Design "Clock-Doubling?" Max 18%/\\ear Freq. 18. Design/Architecture: reduction of 2003 maximum # 0f inverter delays to flat at ITRS 12 beginning 2007 WAS: (2001 ITRS: flat at 16 after 2006) (Ghz) 10.0 Extrapolat 1.29x/year ion/Interp (2x/2.5yrs) olation of 2005 WAS 1.41x/year **New Design TWG** ITRS (2x/2yrs) Proposal 2007 ITRS Final "IS" Ave 8% CAGR Final Max On-Chip Local Past <---> Future Clock 1.0 Frea 1995 2000 2005 2010 2015 2020 2025 (Aug'07) 2007 Des TWG Source: 2008 ITRS Summer Public Conf. Actual History of Average On-Chip 6 GHz

#### Structure and technology innovation (ITRS 2007)



Source: 2008 ITRS Summer Public Conf.

#### Technology innovation described in ITRS 2007




Alternative material (Ge, III-V) and structure (Nanowire) in channel region.

Source: 2007 ITRS Winter Public Conf.

#### Timing of CMOS innovations shifts backward.

### **Bulk CMOS has longer life now!**

#### **Correspond to 22nm Logic CMOS**



Source: 2008 ITRS Summer Public Conf.

# Wafer size (ITRS 2007)

#### **Correspond to 22nm**

| Year of Production  | 2007        | 2008 | 2009 | 2010 | 2011 | 2012 | 2013 | 2014 | 2015 |
|---|-------------|------|------|------|------|------|------|------|------|
| MPU/ASIC Metal 1 (M1) ½ Pitch (nm)(contacted)   | 68          | 59   | 52   | 45   | 40   | 36   | 32   | 28   | 25   |
| MPU Physical Gate Length<br>(nm)  | 25          | 23   | 20   | 18   | 16   | 14   | 13   | 11   | 10   |
| MPU High-Performance Total<br>Chip Area(mm²)  | 310         | 246  | 195  | 310  | 246  | 195  | 310  | 246  | 195  |
| MPU High-Performance Active<br>Transistor Area(mm²)   | 31.7        | 25.1 | 20.0 | 31.7 | 25.1 | 20.0 | 31.7 | 25.1 | 20.0 |
| General Characteristics * (99%)   | Chip Yield) |      |      |      |      |      |      |      |      |
| Maximum Substrate Diameter<br>(mm)—High-volume<br>Production (>20K wafer starts<br>per month)** | 300         | 300  | 300  | 300  | 300  | 450  | 450  | 450  | 450  |

Source: ITRS 2007

Maybe delay??

# Gate CD (Critical Dimension) Control

#### **ITRS 2007**

#### **Correspond to 22nm Logic**

| Year of Production  | 2007 | 2008 | 2009 | 2010 | 2011 | 2012 | 2013 | 2014 | 2015 |
|---|------|------|------|------|------|------|------|------|------|
| MPU/ASIC Metal 1 (M1) ½ Pitch (nm)(contacted)   | 68   | 59   | 52   | 45   | 40   | 36   | 32   | 28   | 25   |
| MPU Physical Gate Length (nm)   | 25   | 23   | 20   | 18   | 16   | 14   | 13   | 11   | 10   |
| Total maximum allowable etch 3σ (nm),<br>including photoresist trim and gate etch<br>[AA] | 1.5  | 1.38 | 1.2  | 1.08 | 0.96 | 0.84 | 0.78 | 0.66 | 0.6  |

Source: ITRS 2007

#### 2008 Update

#### **Correspond to 22nm Logic**

| Year of Production                       | 2007 | 2008 | 2009 | 2010 | 2011 | 2012 | 2013 | 2014 | 2015 |
|--|------|------|------|------|------|------|------|------|------|
| MPU Physical Gate Length (nm)            | 32   | 29   | 27   | 24   | 22   | 20   | 18   | 17   | 15   |
| L <sub>gate</sub> 3 σ variation (nm) [Z] | 3.82 | 3.49 | 3.18 | 2.9  | 2.65 | 2.42 | 2.21 | 2.02 | 1.84 |

Source: 2008 ITRS Summer Public Conf.

Gate CD control color changed to 'white' through 2011 and to 'yellow' for 2012 reflecting the new Lg scaling

# ITRS2008 Low-k Roadmap Update


#### **Correspond to 22nm Logic**

|              |   | Near-term       |                        |                  |                 |                 |                 |
|--------------|---|-----------------|------------------------|------------------|-----------------|-----------------|-----------------|
| ITRS         | Year of Production  | 2008            | 2009                   | 2010             | 2011            | 2012            | 2013            |
| 2007         | Interlevel metal insulator – effective dielectric                           | 2.7-3.0         | 2.5-2.8                | 2.5-2.8          | 2.5-2.8         | 2.1-2.4         | 2.1-2.4         |
| Update 2008  | constant (κ) Interlevel metal insulator – effective dielectric constant (κ) | 2.9-3.3         | 2.6-2.9                | 2.6-2.9          | 2.6-2.9         | 2.4-2.8         | 2.4-2.8         |
| ITRS<br>2007 | Interlevel metal insulator – bulk dielectric<br>constant (κ)                | 2.3-2.7         | 2.1-2.4                | 2.1-2.4          | 2.1-2.4         | 1.8-2.1         | 1.8-2.1         |
| Update 2007  | Interlevel metal insulator – bulk dielectric<br>constant (κ)                | 2.5- <u>2.8</u> | 2.3- <mark>2.</mark> 6 | 2.3 <u>-2.</u> 6 | 2.3- <u>2.6</u> | 2.1. <u>2.4</u> | 2.1- <u>2.4</u> |

Source: 2008 ITRS Summer Public Conf.

k value increases by 0.1 ~ 0.3

# **Historical Transition of ITRS Low-k Roadmap**




Source: 2008 ITRS Summer Public Conf.

# Roadmap towards 22nm technology and beyond


- Physical gate length downsizing rate will be less aggressive.
- Corresponding to the above, performance increase would slow down Clock frequency, etc.
- Introduction of innovative structures UTB SOI and DG delayed, and bulk CMOS has longer life than predicted by previous ITRS roadmaps.


# 3. Voltage Scaling/ Low Power and Leakage

# Difficulty in Down-scaling of Supply Voltage: Vdd




### Subtheshold leakage current of MOSFET





### SS value:

Constant and does not become small with down-scaling




Year Source: ITRS and 2008 ITF

2008 ITRS Summer Public Conf.

Year

### **ITRS for HP logic**

### Ion/Ioff ratio




Source: ITRS and

2008 ITRS Summer Public Conf.

Year

2008 Values are from ITRS Public Conf. and still under discussion

### ITRS for HP logic




41

### ITRS for HP logic

### 2008 Values are from ITRS Public Conf. and still under discussion


### Vth-sat / Vdd



Source: ITRS and


2008 ITRS Summer Public Conf.

### HP, LOP, LSTP for Logic CMOS



Source: 2007 ITRS Winter Public Conf.


### Comparison of Isd-leak and Id-sat for HP, LOP, LSTP



2008 Values are from ITRS Public Conf. and still under discussion

2008 ITRS Summer Public Conf.


### Comparison of Ion/Ioff for HP, LOP, LSTP



Source: ITRS and 2008 ITRS Summer Public Conf.

2008 Values are from ITRS Public Conf. and still under discussion


### Comparison of Vdd and Vth-sat for HP, LOP, LSTP



2008 Values are from ITRS Public Conf. and still under discussion

Source: ITRS and 2008 ITRS Summer Public Conf.

### Comparison of Vth-sat/Vdd for HP, LOP, LSTP



Source: ITRS and

2008 ITRS Summer Public Conf.

2008 Values are from ITRS Public Conf. and still under discussion

SS (Subtheshold Slope) becomes worse in the following cases

1. Improper down-scaling

Ex. When  $T_{ox}$ ,  $W_{dep}$ , or  $V_{dd}$  is not scaled



High impurity Conc.

→ C<sub>D</sub> increase


→ SS increase

 $SS = (Ln10)(kT/q)(C_{ox} + C_{D} + C_{it})/C_{ox}$ 

3. Enhanced Drain-Electric-field penetration through oxide

Ex. High-k, SOI,
Multi-gate (Double gate: DG)

DG and SOI often show better SS, but be careful!




Vg

### Improper down-scaling

Could we squeeze technologies for ultimate CMOS scaling?

Metal gate
High-k oxd
Si
Interfacial C
(Quantum eff)
Inversion C
(Quantum eff)

Saturation of EOT thinning is a serious roadblock to proper down-scaling.



Interfacial C

@Metal gate and

Gate oxd.

(EOT=0.2~0.3nm?)

C<sub>1</sub>

—Gate Oxd C

C<sub>2</sub>

Inversion C


(EOT=0.3~0.5nm?)

EOT( $C_1$ ) + EOT( $C_3$ ) > 0.5nm Small effect to decrease EOT( $C_2$ ) beyond 0.5nm?

Is 0.5nm real limit? Saturation

### **EOT<0.5nm** with Gain in Drive Current is Possible

#### La<sub>2</sub>O<sub>3</sub> gate insulator




### EOT scaling below 0.5nm

### Still useful for larger drain current

Source: K. Kakushima, K. Okamoto, K. Tachi, P. Ahmet, K. Tsutsui, N.i Sugii, T. Hattori, and H. Iwai, IWDTF 2008, Tokyo, November, 2008

\* Because Lg is very large (2.5μm), gate leakage is large in case (a). The gate leakage component was subtracted from measured data for case (a). However, if we make small gate length, the gate leakage current should become sufficiently small to be ignored compared with Id as we verified with SiO<sub>2</sub> gate before (Momose et al.,IEDM 1994). The gate leakage could be suppressed by modifying material and process in future.




\*\* Estimated by Id value 50

Thus, in future, maybe continuous development of new techniques could make more proper downscaling possible.

It is difficult to say, but EOT and Vdd may become smaller than expected today.

#### Comparison of Bulk and DG Enhanced D-Electric-field (mV/dec) **DIBL** at 100-Bulk DG drain edge 100 80 Swing 90. 60 Sub-threshold **80** Same parameter condition for both 40 (2006 ITRS Bulk parameters are used 20for both Bulk and DG) Lg=16nm, tox(EOT)=0.5nm, Dopant@Channel=8.1X10<sup>18</sup>cm<sup>-2</sup> 40 60 80 100 Fin Width (nm) Source: ECS Fall Meeting, Oct 2008, Honolulu, Y. Kobayashi, A. B. Sachid, K. Tsutsui, K. Kakushima, P. Ahmet, V. Ramgopal Rao and H. Iwai. Wfin = 10.7 nm Wfin = 30 nm Wfin = 40 nm**DIBL: Drain Induced** ElectricPote Gate Drain Drain Linear (V Gate Wfin **Barrier Lowering** 0.1Gate Drain Source 0.08 ∂ *V*(*x*, *y*) 0.07 0.06 ∂Vd 0.05Vd=1V Drain Source Gate 0.04Drain Gate 0.03 Drain Gate 0.02**Λ: Penetration** 0.01 Depth of DIBL $\Lambda = 17.1$ nm $\Lambda = 13.2$ nm **52** $\Lambda = 7.6$ nm




V<sub>dd</sub>will stay higher than predicted by previous ITRS roadmaps.

Solution towards Low  $V_{dd}$ Effort to reduce  $I_{sd-leak}$  and increase  $I_{d-sat}$  is important

- Scaling: Proper down-scaling
  - -Introduction of Next generation high-k, S/D etc.
  - CD\* variation control by lithography and etching techniques
    - \* CD: Critical dimension
- Structure: Bulk → UTB-SOI → DG → Nanowire
- Variation: Proper scaling by new tech. High-k, litho. Etc.
   V<sub>th</sub> adjustment by V<sub>sub</sub> control
- Circuit techniques: Dynamic and local Multi-V<sub>dd</sub>, etc.

### Random Variability Reduction Scenario in ITRS 2007



Assumption: Random dopant fluctuation is Main source of Random Variability. Line width roughness of Lg and Wg is not considered in this

Source: 2007 ITRS Winter Public Conf.

Another concern for Low V<sub>dd</sub> besides I<sub>sd-leak</sub> increase

→ Huge power loss for voltage conversion to such low V<sub>dd</sub>


### 4. SRAM cell scaling

### Intel's **SRAM** test chip trend


Source: B. Krzanich, S. Natrajan, Intel Developer's Forum 2007 <a href="http://download.intel.com/pressroom/kits/events/idffall\_2007/Briefing\_Silicon&TechManufacturing.pdf">http://download.intel.com/pressroom/kits/events/idffall\_2007/Briefing\_Silicon&TechManufacturing.pdf</a>


# SRAM down-scaling trend has been kept until 32nm and probably so to 22nm














Technology
Cell size
Capacity
Chip area
Functional Si

90 nm Process
1.0 μm²cell
50 Mbit
109 mm²
February '02

65 nm Process
0.57 μm²cell
70 Mbit
110 mm²
April '04

45 nm Process
0.346 μm²cell
153 Mbit
119 mm²
January '06

32 nm Process
0.182 μm²cell
291 Mbit
118 mm²
September '07

### 22 nm technology 6T SRAM Cell: Size = $0.1\mu m$

Source: <a href="http://www-03.ibm.com/press/us/en/">http://www-03.ibm.com/press/us/en/</a> pressrelease/24942.wss

Announced on Aug 18, 2008


Consortium: IBM (NYSE), AMD, Freescale, STMicroelectronics, Toshiba and the College of Nanoscale Science and Engineering (CNSE)

### **0.1**μm cell size is almost on the down-scaling trend

### New technologies introduced

- High-NA immersion lithography
- High-K metal gate stacks
- 25 nm gate lengths
- Thin composite oxide-nitride spacers
- Advanced activation techniques
- Extremely thin silicide
- Damascene copper contacts


### Static noise margin of 220 mV at 0.9 V



Source: IEDM2008 Pre-conference Publicity http://www.btbmarketing.com/iedm/

### Cell size reduction trends

1/2 or 2/3 per cycle?





#### **Functional Si**

65nm Apr.2004

45nm Jan.2006

32nm Sep.2007



**TSMC** 

#### Conference (IEDM)

45nm Dec.2007

32nm Dec.2007


IBM Alliance (Consortium)

#### Conference (IEDM)

32nm Dec.2007


**Press release** 


22nm Aug.2008




Mismatch improvement by layout (Intel)

"tall" design 90nm :1.0 µm<sup>2</sup>








Source: K. J. Kuhn IEDM2007 Tech. Dig. pp.471


"wide" design (Square endcaps)


45nm 0.346 µm<sup>2</sup>





### **Double patterning for square endcap** a) Pattern gate lines/spaces b) Pattern cut mask c) Final gate pattern d) Intel 45nm SRAM cell











IBM Gr. 32nm

Most Difficult part of SRAM down-scaling is Vdd down-scaling

Density of on-chip cache SRAM memory is high and thus, Vth cannot be down-scaled too much because of large Isd-leak

Also, under low Vdd, read- and write margin degrades, data retention degrade.

Thus, Vdd down-scaling is more severe in SRAM than logic part of the circuits

### Intel® Xeon® 7400 Series (Dunnington)

45 nm high-k6 cores
16MB shared L3 cache

हु Cores Cores

System Interface

Cores

Cache

Source: Intel Developer Forum 2008

### Cache occupies huge area

- → Cell size of SRAM should be minimized
- → Isd-leak should be minimized
  - → Vth are often designed to be higher than Min. logic Vth
  - → Lg are often designed to be larger than Min. logic Lg

### **Future Directions For Improving Vmin**

- Application
- Improvement in voltage and temperature tolerance
- Package
- Separated array / logic voltage to minimize logic noise effect on SRAM
- Design
- Higher array VDD and improved on-chip supply robustness
- Increased redundancy
- Improved timings
- Cells per BL hierarchical BL structure
- Write/Read assist and sense-amp design
- Cell and Process
- Improved bit cell optimization
- NFET/PFET centering and Beta/Gamma control
- Minimize device fluctuation by limiting device-geometry scaling larger cell
- Lpoly, Weff, LER
- Leakage / defect mechanisms

Source: Harold Pilo IEDM2006 Short Course

### Nehalem(Intel) 2,4 or 8 Cores

Voltage/Frequency Partitioning

DDR Vcc

Core Vcc

Uncore Vcc


Dynamic Power Management

### 8T SRAMCell


32kB L1 I -cache 32kB L1 D-cache 256kB L2 -cache

### **6T SRAMCell**

8 MB L3 cache



Chip



Core

Source: Intel Developer Forum 2008

#### 6T and 8T Cell

Cell size is small For high density use

8T Cell WBL WBL N RBL N

Source: Morita et. al, Symp. on VLSI Circ. 2007

Add separate read function

Cell size increase 30%


For low voltage use

## 5. Roadmap for further future as a Personal View

- -There will be still 4~6 cycles (or technology generations) left until we reach 11 ~ 5.5 nm technologies, at which we will reach downscaling limit, in some year between 2020-30 (H. Iwai, IWJT2008).
- -Even After reaching the down-scaling limit, we could still continue R & D, seeking sufficiently higher Id-sat under low Vdd.
- -Two candidates have emerged for R & D
  - 1. Nanowire/tube MOSFETs

Source: 2008 ITRS Summer Public Conf.

- 2. Alternative channel MOSFETs (III-V, Ge)
- Other Beyond CMOS devices are still in the cloud.



ITRS figure edited by Iwai

\*5.5nm? was added by Iwai


### **FinFET to Nanowire**

Swing =63 mV/decDIBL =14 mV/V

-1.0 -0.8 -0.6 -0.4 -0.2 0.0

Gate Voltage V (V)

 $I_{\rm off} = 0.5 \text{ nA/}\mu\text{m}$ 



Swing = 75 mV/ded

F.-L.Yang, VLSI2004

DIBL = 80 mV/V

 $I_{\text{off}} = 10 \text{ nA/}\mu\text{m}$ 

0.2 0.4 0.6 0.8 1.0

71

### Si nanowire FET with Semi-1D Ballistic Transport

### **Merit of Si-nanowire**

Source: Y. Lee., T. Nagata., K. Kakushima., K. Shiraishi, and H. Iwai, IWDTF 2008, Tokyo, November, 2008

#### Trade off


Carrier scattering probability

**Small** 

Large

# of quantum channel


Reduction in loff (Isd-leak)



Good control of Isd-leak by source surrounding gate

**Increase in Ion (Id-sat)** 


Multiple quantum channel (QC) used for conduction



High-density lateral and vertical integration


### Comparison with planar bulk MOSFET


Does Nanowire FET have really higher drive current per unit area?




### Maximum number of wires per 1 µm


Front gate type MOS  $\,^{165}$  wires  $/\mu m$ Surrounded gate 33 wires/µm type MOS





**Surrounded gate MOS** 





### Acknowledgement

I would like to express deep appreciation to the following people for the useful advice and support for material preparation. Special thanks to ITRS committee for the permission to refer roadmap and Public conference.

ITRS Committee: Hidemi Ishiuchi (Toshiba), Paolo Gargini (Intel)

Toshiba Corporation: Mitsuo Saito, Yukihiro Urakawa, Tomoaki Yabe

Tsukuba University: Kenji Shiraishi, Kenji Natori

Intel Corporation: Mark Bohr

IBM Alliance: B.S. Haran et al,

Tokyo Institute of Technology: Kuniyuki Kaukshima, Parhat Ahmet, Takamasa Kawanago, Yeonghun Lee

# Thank you for your attention!